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Abstract 
To achieve the most energy-efficient operation, this brief presents a circuit design technique for separating the 
power supply voltage (VDD) of flip-flops (FFs) from that of combinational circuits, called the higher voltage FF 
(HVFF). Although VDD scaling can reduce the energy, the minimum operating voltage (VDDmin) of FFs 
prevents the operation at the optimum supply voltage that minimizes the energy, because the VDDmin of FFs is 
higher than the optimum supply voltage. In HVFF, the VDD of combinational logic gates is reduced below the 
VDDmin of FFs while keeping the VDD of FFs at their VDDmin. This makes it possible to minimize the energy 
without power and delay penalties at the nominal supply voltage (1.2 V) as well as without FF topological 
difications. A four bit alu is designed in these paper by using dual supply voltage usig DSCH. 
Index Terms—Minimum operating voltage, subthreshold circuits, variations. 
 
I.  INTRODUCTION 
Power  dissipation  is  a  limiting  factor  in  both 
high-performance  and  mobile  applications. 
Independent  of  application,  desired  performance  is 
achieved by  maximizing operating  frequency under 
power constraints that may be dictated by battery life, 
chip  packaging  and  or  cooling  costs.  Lowering 
supply  voltage  results  in  a  quadratic  reduction  in 
power dissipation but significantly impacts delay. In 
constant-throughput  applications,  This  performance 
loss  is  recovered  by  increased  Pipelining  or 
parallelism  [11,  but  it  increases  the  latency  of  the 
design  product  values  and  reduced  system-level 
power  without  incurring  robustness  degradation  or 
significant  area  increase  over  a  conventional  flip-
flop.  
 
II.  2.PREVIOUS METHOD 
As VDD is reduced, the dynamic energy 
decreases quadratically with VDD.Therefore, the 
total energy has its minimum value, and VDD at 
which the energy is minimized is typically around 0.3 
V in a logic circuit . Thus, this voltage is the target 
for energy-efficient LSIs  
 
 
 
 
 
 
 
 
 
 
 
Fig:block diagram of single supply voltage flip 
flop 
 
SIMULATION RESULTS 
 
Timing diagram of single supply voltage flip flop 
Single supply voltage power reduction =3.973 
micro wats 
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III. DUAL-SUPPLY DESIGN 
3.1 Optimal VDDL Selection 
A  theoretical  model  to  investigate  power 
reduction via CVS is proposed in [3]. We employ this 
top-down approach to determine the VDDL/VDDH 
ratio  for  LCFF  optimization  and  comparisons.  By 
using parameters for 0.13pm technology, the optimal 
VDDL  is  found  to  sit  between  60%  and  70%  of 
VDDH regardless of path delay distribution shapes. 
The latter value is chosen for higher noise immunity 
of VDDL signals against VDDH noise. 
 
3.2  Dual-VDD CVS Simulation 
A Perl-script-based simulator is implemented to 
estimate  power  reduction  of  a  dual-VDD  CVS 
system. As illustrated in Fig. 1, the simulator models 
the  initial  single-VDD  design  as  a  series  of  paths 
each of which consists of a chain of fanout-of-four 
(F04)  inverters  (IV)  sandwiched  between  two  flip-
flops. Three different logic depths - 12, 20, and 40 
F04 IV unit delays - are employed to evaluate their 
impact on power saving of a CVS system initially, all 
flip-flops  and  IVs  are  VDDH  cells.  The  first  step 
substitutes  all  VDDH  flip-flops  with  LCFFs.  Since 
all LCFFs investigated are driven by a VDDL-swing 
clock,  this  substitution  can  reduce  clocking  power 
significantly [121. For negative slack paths caused by 
the  increased  delay  of  LCFFs,  the  VDDH  IVs  are 
equivalent capacitive load connected to the output of 
each VDDH  upsized to maintain the original clock 
cycle time. The F03- IV remains unchanged. Then, 
VDDH  IVs  are  replaced  with  VDDL  IVs  in  each 
non-critical path until positive slack disappears. This 
to  build  the  CVS  structure.  Finally,  the  simulator 
calculates the final result. 
Power of the CVS structure and compares it with 
the  power  of  the  replacement  proceeds  in  reverse 
order from the end of each path 0) initial single-VDD 
design. The impact of different LCFFs and possible 
using  a  theoretical  approach  [3].  Different  logic 
depths on power saving     
 
3. 3  VDDmin OF FFS AND HVFF 
To estimate the VDDmin of FFs, the dependence 
of the functional failure rate of a single FF on VDD is 
obtained by Monte Carlo SPICE simulations (5000 
trials)  with  with  in  die  threshold  voltage 
variation).When  PF  (VDD(FF))  is  defined  as  the 
failure rate of a single FF at VDD(FF), the VDDmin 
of N-gate FFs can be expressed as 
 
where N is the number of FFs and Y is the yield. As 
shown in Fig. 3, PF (VDD(FF)) is derived from the 
dependence of the simulated failure rate on VDD(FF) 
by  extrapolation,  and  the  VDDmin  of  FFs  is 
calculated  from  (2)  using  PF  (VDD(FF)).  For 
example,  the  VDDmins  of  50  and  5000  FFs  are 
estimated to be 432 and 514 mV, respectively, when 
the yield Y is 99%. 
These estimated VDDmins are much higher than 
the  most  energy-efficient  supply  voltage  of  around 
0.3 V. In conventional circuits with a single power 
supply, all logic gates must operate at the VDDmin of 
FFs  despite  the  fact  that  combinational  logic  gates 
can operate at a supply voltage much lower than the 
VDDmin of FFs, which prevents the energy reduction 
achieved by VDD scaling. Thus, the energy can be 
further reduced, if different supply voltages between 
FFs and combinational circuits are supplied. 
 
PROPOSED METHOD 
In this brief, higher voltage FF (HVFF), which is 
a  VDDmin-  aware  circuit  design  technique  for 
separating  the  VDD  of  FFs  from  that  of 
combinational circuits, is proposed. 
 
Fig:block diagram of dual supply voltage flip flop 
 
SIMULATION RESULTS 
 
Timing diagram of dual supply voltage flip flop 
Dual supply voltage power reduction=0.313mw 
 
On the other hand, it is possible that the voltage 
difference  between  FFs  and  combinational  circuits 
worsens  the  VDDmin  of  FFs  without  level 
converters.  Fig.  4  shows  the  dependence  of  the 
failure rate of a single FF on the supply voltage of 
combinational  logic  gates  VDD(LOGIC),  when M. Subhashini Int. Journal of Engineering Research and Applications                           www.ijera.com 
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VDD(FF) is kept at the VDDmin of FFs. The lines 
represent  the  fitted  PF  (failure  rate)  curves.  If  PF 
increases, the VDDmin of FFs. 
 
IV. EXPERIMENTAL RESULTS 
 
 
rises  according  to  (2).  In  Fig.  4,  however,  the  PF 
curves  do  not  increase  even  if  VDD(LOGIC)s  are 
reduced by 100 and 140 mV when VDD(FF)s are 432 
and 514 mV, respectively.we implement the 4bit alu 
by using dual supply voltage. 
 
Truth table: 
 
 
 
 
This  indicates  that  level  converters  are  not 
required  if  the  voltage  difference  between  FFs  and 
combinational  circuits  is  around  100  mV.  When 
VDD(FF) is 514 mV (in the case of 5000 FFs), the 
energy  of  combinational  circuits  is  reduced  by  at 
most 47%. It should be noted that the  VDDmin of 
combinational  circuits  is  not  considered  in  this 
discussion, since it is much lower than that of FFs, as 
shown  in  Fig.  1.  If  HVFF  technique  is  applied  to 
random logic circuits, where FFs are used for other 
than inputs and outputs of circuits, such as processor 
cores, the delay and power overheads would become 
larger. 
 
V.  CONCLUSION 
To achieve the most energy-efficient operation, 
HVFF,  which  is  a  VDDmin-aware  circuit  design 
technique for separating the VDD of FFs from that of 
combinational circuits, was proposed. In HVFF, the 
VDD of combinational logic gates is reduced below 
the VDDmin of FFs while keeping the VDD of FFs at 
their  VDDmin  to  reduce  the  energy,  since  the 
VDDmin  of  FFs  is  much  higher  than  that  of 
combinational  logic  gates.  HVFF  was  applied  to  a 
16-bit  IU.  The  measurement  results  in  a  120-nm 
CMOS  process  showed  that  HVFF  can  reduce  the 
minimum  energy  by  13%  compared  with 
conventional operation, which is 1/10 times smaller 
than  the  energy  at  the  nominal  supply  voltage, 
without  power  and  delay  penalties  at  the  nominal 
supply  voltage,  as  well  as  without  FF  topological 
modifications. 
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